V-Tec AT16/C5 Spezifikationen Seite 72

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 94
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 71
Si2400
72 Rev. 1.3
Reset settings = 0001_1100
b
(0x1C)
Reset settings = 0000_0000
b
(0x00)
SF1 (DAA1). DAA Low Level Functions 1
BitD7D6D5D4D3D2D1D0
Name
BTE PDN PDL HBE
Type R/W R/W R/W
Bit Name Function
7BTEBilling Tone Enable.
When the Si3015 detects a billing tone, SF9[3] (BTD) is set.
0 = Disable.
1 = Enable.
6PDN
Power Down.
0 = Normal operation.
1 = Powers down the Si2400.
5PDL
Power Down Line-Side Chip (typically only used for board level debug.)
0 = Normal operation. Program the clock generator before clearing this bit.
1 = Places the Si3015 in lower power mode.
4:3 Reserved Do Not Modify
2HBE
Hybrid Transmit Path Connect.
0=Disable.
1=Enable.
1:0 Reserved Do Not Modify
SF2 (DAA2). DAA Low Level Functions 2
BitD7D6D5D4D3D2D1D0
Name
FDT
Type R
Bit Name Function
7:4 Reserved Read only.
3FDT
Frame Detect (Typically only used for board-level debug.)
1 = Indicates link frame lock has been established.
0 = Indicates link frame lock has not been established.
2:0 Reserved Reserved
Seitenansicht 71
1 2 ... 67 68 69 70 71 72 73 74 75 76 77 ... 93 94

Kommentare zu diesen Handbüchern

Keine Kommentare